A basic circuit for asynchronous superconductive logic using RSFQ gates I Kurosawa, H Nakagawa, M Aoyagi et al. Abstract. We report on the design, optimization, fabrication, and successful testing of an universal asynchronous RSFQ logic gate based on the dual-rail data coding. Properly connecting its inputs and outputs, one can perform most of the basic Boolean functions over a pair of dualrail input variables. Therefore, this gate is fundamental component for the development of high-speed complex asynchronous RSFQ digital devices.
Introduction
An important factor limiting the performance of the modern low-temperature superconductive Rapid Single Flux Quantum (RSFQ) digital devices are the large feature sizes of the currently existing commercial fabrication technologies. RSFQ circuits with less than 70000 Josephson junctions [1] occupy tens square mm chip-area and if multigigahertz operational frequencies are intended, the wave length of the global clock signal becomes comparable to the chip size, causing crucial synchronization problems. Therefore, asynchronous RSFQ designs are nowadays intensively considered [2] .
In [3] , we have presented the electrical scheme of an universal asynchronous RSFQ gate realizing several basic Boolean function over a pair of dual-rail (DR) binary variables. Further, we have designed a layout of the gate and produced it successfully with the SIS fabrication technology of PTB-Braunschweig [4] . Here, we present an experimental verification of the gate's functionality, performed with a specially designed environment for low-speed testing of asynchronous DR RSFQ gates.
2. Electrical scheme, operational principle, parameters, and layout of the universal asynchronous dual-rail RSFQ logic gate The electrical scheme [3] of the proposed universal asynchronous DR RSFQ logic gate is shown in figure 1a , with X, X, Y , and Y -the channels for the "1" and "0" bits of the DR inputs, and OU T and OU T -the channels for the DR output. Its topology is based on the 2×2 join described in [6] The optimal values of the circuit elements are given in [5] .
The currents in the loops
are summed through the junction J16 and flip it, thus breaking all loops, and an output SFQ pulse is produced at OU T . The circuit works similarly, if SFQ pulses appear at X and Y (at Y and X, or at X and Y ) in arbitrary sequence. They flip the junction J15 (J13 or J14). Further, the produced SFQ pulse enters in the merger formed by the junctions J17 − J20. An output at OU T is generated in these cases. Obviously, in this regime the gate performs a Boolean AND over the pair of input DR variables.
As demonstrated in [3] , this gate can be used also to realize an OR, NAND, and NOR Boolean function over a pair of DR input variables. For this, only a simple twisting of the input and/or the output channels of the gate is necessary. The latter is demonstrated in figure 2 .
A layout of the gate (in figure 1b) 
Testing of the gate
The scheme of the circuit used for the testing of the proposed universal asynchronous DR RSFQ logic gate is shown in figure 4 . The total number of Josephson junctions involved in this circuit is 96. As seen from figure 4, the gate is connected to operate as a DR AND. Initially, two chains of triangle current pulses with identical amplitudes and periods, but opposite phases, have been applied to port1 and port2 of the test circuit, respectively (see figure 4 and figure 5 ). At each rising front of these triangle pulses, the corresponding DC/SFQ converter generates an SFQ pulse. Thus, SFQ pulses appear alternatively at the inputs X and Y of the tested gate. Each pair of input SFQ pulses causes the performance of the Boolean operation 1 · 1 = 1, which results into an SFQ pulse at the output OU T . The latter reaches the terminating SFQ/DC converter and changes its output. Continuous switchings are monitored at port5, while no switching occurs at port6 (see figure 5) .
The same experiment has been performed, but the excitation signals have been applied to the other three possible combinations of inputs -port1 and port3, port2 and port4, port3 and port4 -which causes the performance of the Boolean operation 1 · 0 = 0, 0 · 1 = 0, and 0 · 0 = 0, respectively. All these input combinations produce outputs at OU T , i.e. continuous switchings are monitored at port6, while no switching occurs at port5 (see figure 6 ).
The circuit in figure 4 is biased by 2 independent resistive bias networks. The first one biases only the tested gate, the second biases all other subcircuits (the six JTLs, the four DC/SFQ converters, and the two SFQ/DC converters). The dc bias current Ib 1 of the former has a nominal value Ib 1n = 1.58mA, while the nominal value of the dc bias current Ib 2 of the latter is Ib 2n = 12.23mA. Changing output signal flow, one can determine the minimal and the maximum value of Ib 1 , for which the test circuit operates correctly. Thus, the global dc bias current margins of the proposed universal asynchronous DR RSFQ logic gate are measured. They have been found to be ±23%, coinciding well with the predicted by simulations global dc bias current margins of -25%...+19%. This excellent matching clearly proves the exactness of our techniques for RSFQ design and optimization [7] .
Conclusions
We have designed, optimized, and fabricated an universal asynchronous RSFQ logic gate performing the Boolean AND, OR, NAND, and NOR functions over a pair of dual-rail input variables. Using a specially developed measuring concept, the correct functionality of the gate has been proven experimentally for all possible combinations of the dual-rail input variables. The measured gate's characteristics are close enough to the optimum ones determined during the optimization. In this way, the efficiency of the gate as a fundamental component for the development of high-speed complex asynchronous RSFQ digital devices is clearly demonstrated.
